A Low-Cost Parallel VLSI Architecture for Low-Level Vision

نویسندگان

  • Alberto Broggi
  • Vincenzo D'Andrea
  • Francesco Gregoretti
چکیده

111 this work a nlassively parallel VLSI architectu re is discussed: PAPRICA, a mesh connected machine that can also simulate a pyramidal architecture. Its computational paradigm is based on the lnatchiug operator as defined in nlathematical morphology. This description is equivalent to the Cellular Automata paradigm, which can simplify the design of PAPRICA applications in low-level vision. PAPRICA is currently simulated on a Unix workstation connected to a Connection Machine CM-2, while the hardware is under testing.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Modified 32-Bit Shift-Add Multiplier Design for Low Power Application

Multiplication is a basic operation in any signal processing application. Multiplication is the most important one among the four arithmetic operations like addition, subtraction, and division. Multipliers are usually hardware intensive, and the main parameters of concern are high speed, low cost, and less VLSI area. The propagation time and power consumption in the multiplier are always high. ...

متن کامل

Low Complexity Converter for the Moduli Set {2^n+1,2^n-1,2^n} in Two-Part Residue Number System

Residue Number System is a kind of numerical systems that uses the remainder of division in several different moduli. Conversion of a number to smaller ones and carrying out parallel calculations on these numbers will increase the speed of the arithmetic operations in this system. However, the main factor that affects performance of system is hardware complexity of reverse converter. Reverse co...

متن کامل

Efficient implementation of low time complexity and pipelined bit-parallel polynomial basis multiplier over binary finite fields

This paper presents two efficient implementations of fast and pipelined bit-parallel polynomial basis multipliers over GF (2m) by irreducible pentanomials and trinomials. The architecture of the first multiplier is based on a parallel and independent computation of powers of the polynomial variable. In the second structure only even powers of the polynomial variable are used. The par...

متن کامل

Analogue Architectures for Vision: Cellular Neural Networks and Neuromorphic Circuits

Vision machines based on actual computational methods require the development of simple low-level feature detectors. The low-level feature detectors measure local image properties as scale, orientation, and velocity. Analog VLSI devices that mimic some functionality of biological systems appear to be robust, low power consuming, and fast enough to solve vision problems in real time. In this the...

متن کامل

An SIMD Programmable Vision Chip with High-Speed Focal Plane Image Processing

A high-speed analog VLSI image acquisition and low-level image processing system are presented. The architecture of the chip is based on a dynamically reconfigurable SIMD processor array. The chip features a massively parallel architecture enabling the computation of programmable mask-based image processing in each pixel. Extraction of spatial gradients and convolutions such as Sobel operators ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 1992